This poster will describe the incremental persistent timing environment used within the IBM micro-processor flows. This environment improves designer productivity by reducing the turnaround time for processing timing updates and generating feedback assertions. Unit/core/chip timing runs remain active and valid for much longer, with rapid incremental updates as new macro models become available. Performance results from the experiments exercising incremental updates will also be shared.