Main Banners
  • Home
  • Agenda
  • Speakers/Authors
  • Exhibitors
  • Travel and Stay
  • 2018 DAC Art Show
  • Browse
  • Recommended
event-icon

Research Reviewed

73.3 - PlanarONoC: Concurrent Placement and Routing Considering Crossing Minimization for Optical Networks-on-Chip

1:30 PM–3:00 PM Jun 28, 2018 (America - Los Angeles)

Room 3022

event-icon

Research Reviewed

73.4 - Similarity-Aware Spectral Sparsification by Edge Filtering

1:30 PM–3:00 PM Jun 28, 2018 (America - Los Angeles)

Room 3022

event-icon

Designer Track Invited

8.1 - Introduction to 2018 DAC System Design Contest: Dataset, Statistics and Discoveries

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.2 - Third Place Winner Presentation: GPU Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.3 - Second Place Winner Presentation: GPU Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.4 - First Place Winner Presentation: GPU Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.5 - Third Place Winner Presentation: FPGA Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.6 - Second Place Winner Presentation: FPGA Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

Designer Track Invited

8.7 - First Place Winner Presentation: the FPGA Category

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2010

event-icon

IP Track Invited

9.1 - Repair and Reliability Considerations for FinFET Memory IP

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2008

event-icon

IP Track Invited

9.2 - Planning for Rapid IP Yield Ramp: Leveraging IJTAG for Third Party IP Integration, Silicon Bring up and Debug

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2008

event-icon

IP Track Invited

9.3 - "Smart" Yield Optimization Architecture and Trade-offs for Memories and Other Circuits

3:30 PM–5:00 PM Jun 25, 2018 (America - Los Angeles)

Room 2008

event-icon

Additional Meeting

Cadence Luncheon: Monster Chips: Scaling Digital Design into the Next Decade

12:00 PM–1:30 PM Jun 26, 2018 (America - Los Angeles)

Room 3002

event-icon

Visionary Talk

Challenges to Enable 5G System Scaling

9:00 AM–9:20 AM Jun 27, 2018 (America - Los Angeles)

Room 3008

event-icon

Additional Meeting

Hack@DAC: Finals

8:00 AM–5:00 PM Jun 24, 2018 (America - Los Angeles)

Room 3000

event-icon

DAC Pavilion

Hack Me If You Can: Hands-on IoT Hacking

1:30 PM–5:00 PM Jun 27, 2018 (America - Los Angeles)

DAC Pavilion - Booth 2161

event-icon

Colocated Conference

IWLS18: International Workshop on Logic and Synthesis

8:30 AM–5:00 PM Jun 23, 2018 - Jun 24, 2018 (America - Los Angeles)

Room 3006

event-icon

Keynote

Living Products: Building Connected Devices that Learn and Evolve

9:20 AM–10:00 AM Jun 25, 2018 (America - Los Angeles)

Room 3008

event-icon

Special Session

Session 13: Negative Capacitance Field Effect Transistors (NCFET) for Ultra-low-power Devices to Systems (EDA)

10:30 AM–12:00 PM Jun 26, 2018 (America - Los Angeles)

Room 3020

event-icon

Research Reviewed

Session 14: Configure to Conquer: Dynamic HW/SW Reconfiguration for Deep Learning

10:30 AM–12:00 PM Jun 26, 2018 (America - Los Angeles)

Room 3022

  • «
  • 1
  • 2
  • 3
  • 4
  • 5
  • ..
  • 32
  • »
Powered by Eventsforce Copyright 2021. Privacy Support