event-icon

Special Session

41.1 - A Modular Digital VLSI Flow for High-productivity SoC Design

10:30 AM–12:00 PM Jun 27, 2018 (America - Los Angeles)

Room 3024

Description
A high-productivity digital VLSI flow for designing complex SoCs is presented. The flow includes high-level synthesis tools, an object-oriented library of synthesizable SystemC and C++ components, and a modular VLSI physical design approach ased on fine-grained globally asynchronous locally synchronous (GALS) clocking. The flow was demonstrated on a 16nm FinFET testchip targeting machine learning and computer vision.
Tags