event-icon
Description
For mobile devices, low power is one of crucial key for competitiveness. Typical chip-level power analysis suffers from the large effort to prepare vector; whereas block-level power lost the overview of whole chip. We propose a chip-level power analysis flow using block-level vectors, which takes the advantage of easy preparation of block-level vector, and also takes the advantage of efficient chip-level power generation. With the coverage check and innovated solution of conflict signals, the proposed flow can provide chip-level power result ahead 2~3 weeks. Moreover, coverage of function mode can be also increased within the limited schedule.
Tags