This session address the new challenges of IP development, verification, and integration. Design IP is by nature versatile, and we will review coherent accelerator interface as well as embedded FPGA IP development and IP securing FPGA bitstream verification. The session also covers basic needs like Multi-Gigabit-Transceivers modeling as well as future architecture supporting machine vision system, or system resilience.
Sub-Sessions ( See all )